編集操作
July 2009 - 46th Design Automation Conference
TOOL Corp. is exhibiting at the 46th Design Automation Conferencefrom July 27 to 30 in San Francisco, California.
Visit us at booth 721 and learn more about our LAVIS, a layout viewer that not only excels in performance but also be utilized as a simple design checker, editor and debugger. Register now for a private demo!
LAVIS as "simple design checker"!
Its node trace function allows you to display and check node branches, and calculate wire lengths and resistance values. It is also possible to check the number of vias at connection points, allowing double-via checking, one of the DFM techniques aimed at boosting yield.
LAVIS also enables checking of the wiring width and spacing within a specified area, so that a simple rule check can be performed easily. It also enables checking of slivers and calculation of the coverage within a specified area allowing it to be used as a "simple design checker" in stages far ahead of the sign-off process.
LAVIS as "simple editor"!
LAVIS's optional "simple edit functions" now supports the editing of OASIS format. As a "simple editor" capable of handing OASIS, such operations as moving, editing, adding and deleting objects, expanding arrays, and adding polygons, paths and text are possible.
LAVIS as "debugger"!
Use LAVIS to check the results of litho-simulation and DRC/LVS, or to debug using timing report file. LAVIS makes it easy to establish this debugging environment for all design phases by shell command, script or with a flexible interface using TCP/IP communication.
Booth 721 (South Hall) |  |